<Apti
Code
/>
Back
Question 1177: Synchronous counters eliminate the delay problems encountered with asynchronous (ripple) counters because the:
tcs
wipro
infosys
general
aptitude
sequential-logic-circuits
electronics
No answer description is available.Let's discuss.
input clock pulses are applied only to the first and last stages
input clock pulses are applied only to the last stage
input clock pulses are not used to activate any of the counter stages
input clock pulses are applied simultaneously to each stage
Submit Answer
Show Answer
Previous
Next